




## ASNT5105A-KHC DC-50Gbps/32GHz Signal Phase Shifter

- Broadband (DC-50Gbps / 32GHz) tunable data / clock phase shifter
- Delay adjustment range up to 110ps
- On-chip automatic common mode offset compensation circuitry
- Manual frequency response adjustment for jitter minimization
- Limited temperature variation over industrial temperature range
- 1GHz of bandwidth for the phase adjustment tuning port
- Fully differential CML input interface
- Fully differential CML output interface with 450mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 1.25W
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFN 24-pin package





## DESCRIPTION




Fig. 1. Functional Block Diagram

ASNT5105A-KHC is a data/clock variable delay line fabricated in SiGe technology. The IC shown in Fig. 1 provides an adjustable delay of its differential output signal **outp/outn** in relation to its broadband input signal **inp/inn**. The delay is controlled through a wide-band differential tuning port **icntp/icntn**. The chip incorporates an automatic common-mode offset cancellation circuit that operates with either clock signals or data signals with balanced patterns. In case of non-balanced data patterns, the circuit should be disabled through control port **fbcrl**. The single-ended control port **efcrl** can be used to manipulate internal peaking in the delay block in order to adjust the part's frequency response and thus improve output eye diagrams for various data rates and operating conditions.

The part's I/Os support the CML logic interface with on chip 50 Ohms termination to **vcc** and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

### Feedback Control Port

This part has two internal duty cycle correction feedback loops. In case of non-balanced data pattern with a different average numbers of logic "0"s and logic "1"s, the feedbacks may be set to lower gain or disabled completely. This is achieved by adjustment of currents inside feedback amplifiers through single-ended tuning port **fbcrl**. Higher control voltages result in higher amplifier currents and higher total feedback gain. If the port is left not connected, it defaults to **vcc** that corresponds to the maximum feedback gain.

For normal operation with either a balanced data or clock signal, **fbcrl** should be left not connected or connected to **vcc**. For normal operation with a non-balanced code, **fbcrl** should be connected to **vee**.



## Internal Peaking Control Port

Depending on the data rate and operational conditions, excessive peaking in the internal delay stages may lead to output signal degradation that results, for example, in additional jitter. At the same time, insufficient peaking may lead to the part's speed degradation. Internal peaking can be adjusted by varying currents of internal emitter followers through a single-ended port *efcrl*. Higher control voltages result in higher emitter follower currents, and higher internal peaking. If this port is left not connected, it defaults to an internal level of  $V_{CC}-0.75V$  that corresponds to a medium level of peaking.

Generally, lower control voltages result in lower jitter and lower speed. Thus, higher input data rates require higher *efcrl* voltage levels as shown in Table 1 for sinusoidal input signal.

Table 1. Recommended *efcrl* Settings for Sinusoidal Input Signal

F input, GHz	Min voltage, V	Max voltage, V
<24	$V_{CC}-0.72$	$V_{CC}$
24-26	$V_{CC}-0.72$	$V_{CC}$
26-28	$V_{CC}-0.6$	$V_{CC}$
28-29	$V_{CC}-0.6$	$V_{CC}$
>29	$V_{CC}-0.4$	$V_{CC}$

## Delay Control Port

The delay is controlled through a wide-band differential tuning port *icntp/icntn*. The measured delay control diagram is shown in Fig. 2.




Fig. 2. Measured Delay Control Diagram



## POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply ( $v_{cc} = 0.0V = \text{ground}$  and  $v_{ee} = -3.3V$ ), or a positive supply ( $v_{cc} = +3.3V$  and  $v_{ee} = 0.0V = \text{ground}$ ). In case of the positive supply, all I/Os need AC termination when connected to any devices with  $50\Omega$  termination to ground. Different PCB layouts will be needed for each different power supply combination.

**All the characteristics detailed below assume  $v_{cc} = 0.0V$  and  $v_{ee} = -3.3V$ .**

## ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 2 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed  $v_{cc}$ ).

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage ( $v_{ee}$ )		-3.6	V
Power Consumption		1.4	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	$^{\circ}C$
Storage Temperature	-40	+100	$^{\circ}C$
Operational Humidity	10	98	%
Storage Humidity	10	98	%

## TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
Name	No.	Type	
<b>High-Speed I/Os</b>			
inp	21	CML input	Differential high-speed signal inputs with internal SE $50\Omega$ termination to $v_{cc}$
inn	23		
icntp	3	Input	Differential low-speed control inputs with internal SE $50\Omega$ termination to $v_{cc}$
icntn	5		
outp	11	CML output	Differential high-speed signal outputs with internal SE $50\Omega$ termination to $v_{cc}$ . Require external SE $50\Omega$ termination to $v_{cc}$
outn	9		
<b>Digital Controls</b>			
fbcr1	15	Input	SE DC control input terminated to $v_{cc}$ . (In most cases should be left not connected or connected to $v_{cc}$ )
efcr1	17	Input	SE DC control input terminated to internal resistive divider between $v_{ee}$ and $v_{cc}$
<b>Supply And Termination Voltages</b>			
Name	Description		Pin Number
$v_{cc}$	Positive power supply (+3.3V or 0)		2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24
$v_{ee}$	Negative power supply (0V or -3.3V)		1, 7, 13, 19



## ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
<b>General Parameters</b>					
vee	-3.1	-3.3	-3.5	V	±6%
vcc		0.0		V	External ground
I <sub>vee</sub>		380		mA	efcrl at max
		270		mA	efcrl at min
Power consumption		1.25		W	efcrl at max
		890		mW	efcrl at min
Junction temperature	-25	50	125	°C	
<b>HS Input Data/Clock (inp/inn)</b>					
Data Rate	DC		50	Gbps	
Frequency	DC		32	GHz	For clock signals
Swing	0.05		1.0	V	Differential or SE, p-p
CM Voltage Level	vcc-0.8		vcc	V	Must match for both inputs
<b>HS Output Data/Clock (outp/outn)</b>					
Data Rate	DC		50	Gbps	
Frequency	DC		32	GHz	For clock signals
Logic "1" level		vcc		V	
Logic "0" level		vcc-0.45		V	With external 50Ωm DC termination
Rise/Fall times	9		11	ps	20%-80%
Output Jitter			1.5	ps	Peak-to-peak
Duty cycle	45	50	55	%	For clock signal
<b>DC Offset Cancellation Control (fbcrl)</b>					
Logic "1" level		vcc		V	
Logic "0" level		vee		V	
<b>Output-to-Input Delay</b>					
Phase shift	0		110	ps	For the full range of icntp/icntn signals
Phase shift stability	-12		12	ps	0-125°C
Absolute delay stability	-14		14	ps	0-125°C
<b>Tuning port (icntp/icntn)</b>					
Bandwidth	DC		1000	MHz	
SE voltage level	vcc-500		vcc	mV	Half control range when the opposite pin is at vcc
SE voltage level	vcc-1000		vcc	mV	Full control range when the opposite pin is at vcc-0.6V
Differential swing	0		1000	mV	Peak-peak. Full control range
CM Level	vcc-(Diff. swing)/4			V	In differential mode
<b>Tuning port (fbcrl)</b>					
Control voltage range	vee		vcc	mV	Default voltage is vcc
<b>Tuning port (efcrl)</b>					
Control voltage range	vcc-1500		vcc	mV	Default voltage is vcc-0.75V

## PACKAGE INFORMATION

The chip die is housed in a custom 24-pin CQFN package shown in Fig. 3. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section be soldered to the VCC plain, which is ground for a negative supply, or power for a positive supply.




Fig. 3. CQFN 24-Pin Package Drawing (All Dimensions in mm)

The part's identification label is ASNT5105A-KHC. The first 9 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with Commission Delegated Directive (EU) 2015/863 of 4 June 2015 amending Annex II to Directive 2011/65/EU of the European Parliament and of the Council as regards the list of restricted substances (Text with EEA relevance) on the restriction of the use of certain hazardous substances in electrical and electronics equipment (RoHS Directive) in accordance with the definitions set forth in the directives for all ten substances.



# ADSANTEC

*Ultra High-Speed Mixed Signal ASICs*

*Advanced Science And Novel Technology Company, Inc.  
2790 Skypark Drive Suite 112, Torrance, CA 90505*

*Offices: 310-530-9400 / Fax: 310-530-9402  
www.adsantec.com*

## REVISION HISTORY

<b>Revision</b>	<b>Date</b>	<b>Changes</b>
1.0.2	08-2024	First release