
# ASNT6760-KHC DC-33GHz Analog Signal Selector 1-of-2

- DC to 33*GHz* broadband operation
- Exhibits an extra-flat frequency response ideal for PAM3 and PAM4 applications
- Two differential CML-type input ports and one differential CML-type output port
- Single ended input linearity range up to  $0.8V_{pk-pk}$  and differential input linearity up to  $1.2V_{pk-pk}$
- Temperature-stabilized adjustable gain around 0dB
- Adjustable high-frequency peaking
- Adjustable internal currents for power consumption and bandwidth control
- Low jitter and limited temperature variation over industrial temperature range
- Single +3.6V or -3.6V power supply
- Power consumption: 700mW
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFN 24-pin package



#### **DESCRIPTION**




Fig. 1. Functional Block Diagram

The temperature stable ASNT6760-KHC analog signal selector 1-of-2 is intended for use in high-speed systems. Its extra-flat frequency response is ideal for PAM3 and PAM4 signals. The IC shown in Fig. 1 can deliver one of two different broad-band analog differential signals d1p/d1n and d2p/d2n to its differential output qp/qn with a nominal gain of 0dB. A low-speed analog current control icrl is available for power consumption and bandwidth adjustments. A low-speed analog control pkcrl is available for peaking adjustments at higher frequencies (above 25GHz). A relatively flat frequency response with variation of no more than  $\pm 0.5dB$  within DC-to-40GHz can be achieved with these two control voltages. Another low-speed analog control gncrl is available for gain adjustment. A nominal gain of 0dB can be achieved for all corner, voltage, and temperature variations. The active input selection is performed through the external high-speed single-ended port sel that can be referenced to either vcc or vee.

The part's I/O's support the CML logic interface with on chip 50*Ohms* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically.

#### POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.6V), or positive supply (vcc = +3.6V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50*Ohms* termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume VCC = 0.0V = ground.

Rev. 1.0.2 2 September 2023

Office: (310) 530-9400 Fax: (310) 530-9402

www.adsantec.com

### TYPICAL PERFORMANCE CHARACTERISTICS

At default values and with lower or higher current/power consumption, the frequency responses of ASNT6760-KHC are shown in Fig. 2.




Fig. 2. Frequency Response at Minimum Current, Default, and Maximum Current

The frequency responses at different gain controls are shown in Fig. ig. 3.




Fig. 3. Frequency Response at Minimum Gain, Default, and Maximum Gain

Rev. 1.0.2 3 September 2023

The frequency responses at different peaking controls are shown in Fig. 4.




Fig. 4. Frequency Response at Minimum Peaking, Default, Maximum Peaking, and Maximum Peaking with Lower Current

Rev. 1.0.2 4 September 2023

### PAM4 SIGNAL EYE PROPAGATION




Fig. 5. PAM4 at 25Gbaud, 800mV Differential Peak-Peak, Left: Input, Right: Output




Fig. 6. PAM4 at 32Gbaud, 800mV Differential Peak-Peak, Left: Input, Right: Output




Fig. 7. PAM4 at 25Gbaud, 1200mV Differential Peak-Peak, Left: Input, Right: Output




Fig. 8. PAM4 at 32Gbaud, 1200mV Differential Peak-Peak, Left: Input, Right: Output

Rev. 1.0.2 5 September 2023



# **ABSOLUTE MAXIMUM RATINGS**

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed VCC).

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.9	V
Power supply current		300	mA
Input Voltage	vcc-1.0	vcc+0.4	V
RF Input Voltage Swing (SE)		0.8	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

### **TERMINAL FUNCTION**

TERMINAL		AL	DESCRIPTION			
Name	No.	Type				
High-speed Signals						
d1p	3	CML -	Differential high speed data inputs with internal SE 50Ohms			
d1n	5	type	termination to VCC			
d2p	15	CML -				
d2n	17	type				
qp	11	CML -	Differential high speed data outputs with internal SE 50 <i>Ohms</i>			
qn	9	type	termination to vcc. Require external SE 50 <i>Ohms</i> termination to vcc			
Control Signals						
sel	21	CMOS	High-speed high-impedance input (active: high, d1 is connected to q default: low, d2 is connected to q;)			
gncrl	19		Analog gain control with internal 15KOhms termination to VCC and 35KOhms termination to Vee.			
pkcrl	23	_	Analog peaking control with internal 48 <i>KOhms</i> termination to <b>vcc</b> and 55 <i>KOhms</i> termination to <b>vee</b> .			
icrl	7		Analog current control with internal 24 <i>KOhms</i> termination to VCC and 84.5 <i>KOhms</i> termination to Vee.			
	Supply and Termination Voltages					
Name	Description			Pin Number		
vcc	Positive power supply rail		power supply rail	2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24		
vee	Negative power supply rail		e power supply rail	1, 13		



Office: (310) 530-9400 Fax: (310) 530-9402

www.adsantec.com

# **ELECTRICAL CHARACTERISTICS**

PARAMETER M	IN '	TYP ]	MAX U	NIT	COMMENTS	
General Parameters						
vee	-3.2	-3.6	-3.8	V	-12%, +6%	
vcc		0.0		V	External ground	
<i>I</i> vee	90	200	230	mA	At max. control range	
Power consumption	290	720	880	mW	At max. control range	
Junction temperature	-25	50	125	°C		
Input Analog (d0p/d0n, d1p/d1n)						
Bandwidth	DC		33	GHz	-3 <i>dB</i>	
Common mode level		VCC		mV	AC-coupled	
Single-ended voltage swing, pk-			600	mV	THD $< 0.8\%$ at $2GHz$	
pk; unused input not connected or			600	mV	THD $< 0.7\%$ at $5GHz$	
AC terminated			600	mV	THD < 1.1% at 10 <i>GHz</i>	
Single-ended voltage swing, pk-			1.2	V	THD < 1.7% at 2 <i>GHz</i>	
pk; unused input not connected or			1.2	V	THD < 1.8% at 5 <i>GHz</i>	
AC terminated			1.2	V	THD < 6% at 10 <i>GHz</i>	
		TBD		dB	at 3 <i>GHz</i>	
S11		TBD		dB	at 10 <i>GHz</i>	
511		TBD		dB	at 20 <i>GHz</i>	
		TBD		dB	at 25 <i>GHz</i>	
Gain Control Signal (gncrl)						
Control range	vee+1		vee+3.2	V		
Default voltage level		vee+2	.5	V	at $\pm 3.6V$ supply	
Gain adjustment	-5	0	1	dB		
			ntrol Signa	l (pkcrl)		
Control range	vee+1		vee+2.6	V		
Default voltage level		vee+1	.9	V	at ±3.6V supply	
Peaking adjustment	0		2	dB	at 30GHz	
	C	urrent (	Control Sig	nal (icrl	)	
Control range	vee+2	2.4	vee+3.6	V		
Default voltage level		vee+2	.8	V	at ±3.6V supply	
Current adjustment	90	200	230	mA		
		Output	Analog (	p/qn)		
Bandwidth	DC		33	GHz	-3 <i>dB</i>	
Common mode level	vcc-0.55		V	With external 500hms		
Common mode level			V	DC termination		
Output referred 1dB	>6		dBm	Single-Ended, 20Gbps		
Compression Point		/0		арт	Single-Linden, 2000ps	
Selector Control (sel)						
High logic level		VCC		V	Input d1p/d1n is active	
Low logic level		vee		V	Input d2p/d2n is active	



#### PACKAGE INFORMATION

The chip die is housed in a custom 24-pin CQFN package shown in Fig. 9. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the vcc plain, which is ground for a negative supply, or power for a positive supply.




Fig. 9. CQFN 24-Pin Package Drawing (All Dimensions in mm)

The part's identification label is ASNT6760-KHC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 digits after the underscore represent the package's manufacturer, type, and pin out count.

This device complies with Commission Delegated Directive (EU) 2015/863 of 4 June 2015 amending Annex II to Directive 2011/65/EU of the European Parliament and of the Council as regards the list of restricted substances (Text with EEA relevance) on the restriction of the use of certain hazardous substances in electrical and electronics equipment (RoHS Directive) in accordance with the definitions set forth in the directives for all ten substances.

Rev. 1.0.2 8 September 2023



Office: (310) 530-9400 Fax: (310) 530-9402

www.adsantec.com

# **REVISION HISTORY**

Revision	Date	Changes
1.0.2	09-2023	First release

Rev. 1.0.2 9 September 2023