




## ASNT6164-KHS DC-32GHz Linear Non-Blocking Cross-Switch 2x2

- DC to 32GHz broadband operation
- Two differential CML-type input ports and two differential CML-type output ports
- Temperature-stabilized differential gain of approximately 0dB
- 1dB compression point of 0dBm
- DC-to-1GHz broadband channel selector ports
- Optional two-channel mixer/adder setting available
- Low jitter and limited temperature variation over industrial temperature range
- Single +3.6V or -3.6V power supply
- Power consumption: 1400mW
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFN 44-pin package



## DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT6164-KHS is a linear non-blocking cross-switch 2x2 is intended for use in high-speed systems. The IC shown in Fig. 1 can deliver two different broad-band analog differential signals  $d0p/d0n$  and  $d1p/d1n$  to two differential outputs  $q0p/q0n$  and  $q1p/q1n$  with a nominal gain of  $0dB$ . It can also be used as a two-channel analog mixer/adder of signals  $d0p/d0n$  and  $d1p/d1n$ . Two low-speed analog current controls  $lef1c$  and  $lef3c$  are available for bandwidth and peaking adjustments. Both controls are very similar and change peaking of the part's frequency response at high frequencies (above  $20GHz$ ).  $lef1c$  has a higher impact on the frequency response and also improves linearity at low control voltages. A relatively flat frequency response can be achieved at lower control voltages but it may be not the best setting for the signal eye.

The assignment of inputs to outputs is performed through the external high-speed ports  $sel1$  and  $sel2$  that can be referenced to either  $vcc$  or  $vee$ . The assignment logic is shown in Table 1. When the low-speed single-ended control port  $on2$  is set to  $vcc$ , it switches the circuit into mixer/adder mode with both inputs active at the same time.

Table 1. Channel Selection

on2	sel1	sel0	Input connected to q0	Input connected to q1	Comments
0	0	0	d0	d0	
0	0	1	d1	d0	
0	1	0	d0	d1	
0	1	1	d1	d1	default state
1	*	*	$d0+d1$	$d0+d1$	

The part's I/O's support the CML logic interface with on chip 50Ohms termination to VCC and may be used differentially, AC/DC coupled, single-ended, or in any combination. In DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in the ELECTRICAL CHARACTERISTICS. In AC-coupling mode, the input termination provides the required common mode voltage automatically.

## POWER SUPPLY CONFIGURATION

The part can operate with either negative supply ( $v_{cc} = 0.0V = \text{ground}$  and  $v_{ee} = -3.6V$ ), or positive supply ( $v_{cc} = +3.6V$  and  $v_{ee} = 0.0V = \text{ground}$ ). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50Ohms termination to ground.

Different PCB layouts will be needed for each different power supply combination.

**All the characteristics detailed below assume  $v_{cc} = 0.0V = \text{ground}$ .**

## ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 2 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed VCC).

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage ( $v_{ee}$ )		-4.0	V
Power supply current		320	mA
Input Voltage	$v_{cc}-1.2$	$V_{cc}+0.6$	V
RF Input Voltage Swing (SE)		0.6	V
Analog control voltages	$v_{ee}$	$v_{cc}$	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

## TERMINAL FUNCTION

TERMINAL			DESCRIPTION
Name	No.	Type	
<b>High-speed Signals</b>			
d0p	25	CML - type	Differential high speed data inputs with internal SE 67Ohms termination to vcc and SE 50Ohms termination to virtual ground
d0n	27		
d1p	7	CML - type	
d1n	9		
q0p	20	CML - type	Differential high speed data outputs with internal SE 50Ohms termination to vcc. Require external SE 50Ohms termination to vcc
q0n	18		
q1p	16	CML - type	
q1n	14		
<b>Control Signals</b>			
sel0	40	SE	Control inputs with selectable logic levels and internal 19KOhm terminations to vcc. For the selection logic see Table 1
sel1	38	SE	
ief1c	42	Analog Control	Analog current control with internal 64kOhms termination to vcc and 72kOhms termination to vee.
ief3c	3		
on2	36	CMOS	Low-speed high-impedance input (active: high, mixer/adder mode; default: low, 1-of-2 selector mode;)
<b>Supply and Termination Voltages</b>			
Name	Description	Pin Number	
vcc	Positive power supply rail	2, 4, 6, 8, 10, 13, 15, 17, 19, 21, 24, 26, 28, 30, 32, 35, 37, 39, 41, 43	
vee	Negative power supply rail	1, 11, 12, 22, 23, 33, 34, 44	
n/c	Not connected pins	5, 29, 31	



## ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
<b>General Parameters</b>					
vee	-3.4	-3.6	-3.8	V	±5.5%
vcc		0.0		V	External ground
I <sub>vee</sub>		400		mA	In Selector Mode
		600		mA	In Mixer/Adder Mode
Power consumption		1400		mW	In Selector Mode
		2100		mW	In Mixer/Adder Mode
Junction temperature	-25	50	125	°C	
<b>Input Analog (d0p/d0n, d1p/d1n)</b>					
Bandwidth	DC		32	GHz	-3dB
Common mode level		vcc		mV	
Voltage swing, pk-pk	0		400	mV	Single-ended, with unused input not connected or AC terminated
	0		800	mV	Differential
S11		-35		dB	at 3GHz
		-16		dB	at 10GHz
		-11		dB	at 20GHz
		-9		dB	at 25GHz
<b>Current Control Signals (ief1c/ief3c)</b>					
Control range		vee+0.95 vee+1.95		V	
Default voltage level		vee+1.9		V	at ±3.6V supply
<b>Output Analog (q0p/q0n, q1p/q1n)</b>					
Bandwidth	DC		32	GHz	-3dB
Common mode level		vcc-0.55		V	With external 50Ohm DC termination to vcc
Small Signal Differential Gain	-1.5	0.0		dB	up to 25GHz
Output referred 1dB Compression Point		1		dBm	Single-Ended, 20GHz
	THD		0.6		%
		0.7		%	at 10GHz
		2		%	at 25GHz
		3.5		%	at 35GHz
<b>Low-Speed Control (on2)</b>					
High logic level		vcc		V	Mixer/Adder Mode
Low logic level		vee		V	1-of-2 Selector Mode
<b>High-Speed Control (sel0, sel1)</b>					
Bandwidth		1		GHz	
High logic level		vcc		V	See Table 1
Low logic level		vee		V	See Table 1
Input current			20	uA	sink or source

## PACKAGE INFORMATION

The chip die is housed in a custom, 44-pin CQFN package shown in Fig. . The package provides a center heat slug located on the back side of the package to be used for heat dissipation. ADSANTEC recommends using extreme caution when soldering this section to the board to avoid overheating. It should be connected to the VCC plain that is ground for the negative supply, or power for the positive supply.

The part's identification label is ASNT6164-KHS. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 digits after the underscore represent the package's manufacturer, type, and pin out count.

This device complies with Commission Delegated Directive (EU) 2015/863 of 4 June 2015 amending Annex II to Directive 2011/65/EU of the European Parliament and of the Council as regards the list of restricted substances (Text with EEA relevance) on the restriction of the use of certain hazardous substances in electrical and electronics equipment (RoHS Directive) in accordance with the definitions set forth in the directives for all ten substances.




Fig. 2. CQFN44 Package Drawing (All Dimensions in mm)

## REVISION HISTORY

Revision	Date	Changes
0.3.2	08-2023	Corrected Absolute Maximum Ratings section
0.2.2	05-2023	Corrected description of sel0 and sel1 in Terminal Functions
0.1.2	05-2023	Preliminary release

PRELIMINARY