




ASNT6193-KHC DC-32GHz 1-to-3 Analog Signal Splitter

- DC to 32GHz broadband linear signal splitter
- One differential CML-type input port and three phase-matched differential CML-type output ports
- Differential input linearity range up to 1200mV p-p
- Differential gain of approximately 0dB
- Adjustable currents for bandwidth and peaking control
- Low jitter and limited temperature variation over industrial temperature range
- Single +3.4V or -3.4V power supply
- Power consumption: 1050mW typical
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFN 24-pin package





DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT6193-KHC 1-to-3 analog signal splitter is intended for use in high-speed interleaved ADCs or similar systems. The IC shown in Fig. 1 can receive a broad-band analog signal at its differential input dp/dn and effectively distribute it to three separate phase matched differential outputs $q1p/q1n$, $q2p/q2n$, and $q3p/q3n$ with a nominal gain of $0dB$. A low-speed analog current control $ief2c$ is available for bandwidth and peaking adjustment. A flat frequency response can be achieved at lower control voltages.

The part's I/O's support the CML logic interface with on chip 50Ω termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically.

POWER SUPPLY CONFIGURATION

The part can operate with either negative supply ($vcc = 0.0V = \text{ground}$ and $vee = -3.4V$), or positive supply ($vcc = +3.4V$ and $vee = 0.0V = \text{ground}$). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50Ω termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume $vcc = 0.0V$ and $vee = -3.4V$.



ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.8	V
Power supply current		400	mA
Input Voltage	vcc-1.0	vcc+0.4	V
RF Input Voltage Swing (SE)		0.8	V
Analog control voltages	vee	vcc	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTION

TERMINAL			DESCRIPTION
Name	No.	Type	
dp	21	CML input	Differential high-speed data inputs with internal SE 50Ohm termination to vcc
dn	23		
q1p	17	CML output	Differential high-speed data outputs with internal SE 50Ohm termination to vcc. Require external SE 50Ohm termination to vcc
q1n	15		
q2p	11	CML output	
q2n	9		
q3p	5	CML output	
q3n	3		
ief2c	7	Analog Control	Analog current control with internal 64KOhm termination to vcc and 72KOhm termination to vee.
Supply and Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply (+3.4V or 0)		2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24
vee	Negative power supply (0V or -3.4V)		1, 13, 19



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee	-3.2	-3.4	-3.6	V	±6%
vcc		0.0		V	External ground
I _{vee}	280	310	340	mA	
Power consumption	950	1050	1150	mW	
Junction temperature	-25	50	125	°C	
Input Analog (dp/dn)					
Bandwidth	DC		32	GHz	-3dB
Common mode voltage level		vcc		V	Internally generated
Voltage swing, pk-pk	0		800	mV	Single ended, unused input not connected or AC terminated
	0		1200	mV	Differential
Input Noise Density		1.5		nV/sqrt(Hz)	
S11		-35		dB	at 3GHz
		-16		dB	at 10GHz
		-11		dB	at 20GHz
		-9		dB	at 25GHz
Control Signals (ief2c)					
Control range	vee+0.7		vee+2.8	V	
Default voltage level		vee+1.75		V	at ±3.3V supply
Output Analog (q1p/q1n, q2p/q2n)					
Common mode level		vcc-0.55		V	With external 50Ωm DC termination
Small Signal Differential Gain		0		dB	up to 10GHz
Output referred 1dB Compression Point		TBD		dBm	Single-Ended, 20GHz
THD		TBD		%	at 1GHz
THD		TBD		%	at 10GHz
THD		TBD		%	at 25GHz
THD		TBD		%	at 35GHz

PACKAGE INFORMATION

The chip die is housed in a custom 24-pin CQFN package shown in Fig. 2. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the VCC plain, which is ground for a negative supply, or power for a positive supply.




Fig. 2. CQFN 24-Pin Package Drawing (All Dimensions in mm)

The part's identification label is ASNT6193-KHC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 digits after the underscore represent the package's manufacturer, type, and pin out count.

This device complies with Commission Delegated Directive (EU) 2015/863 of 4 June 2015 amending Annex II to Directive 2011/65/EU of the European Parliament and of the Council as regards the list of restricted substances (Text with EEA relevance) on the restriction of the use of certain hazardous substances in electrical and electronics equipment (RoHS Directive) in accordance with the definitions set forth in the directives for all ten substances.



ADSANTEC

Ultra High-Speed Mixed Signal ASICs

*Advanced Science And Novel Technology Company, Inc.
2790 Skypark Dr., Ste #112, Torrance, CA 90505*

*Office: (310) 530-9400 Fax: (310) 530-9402
www.adsantec.com*

REVISION HISTORY

Revision	Date	Changes
1.0.3	04-2023	Updated Package Drawing
1.0.2	08-2021	First release
0.0.2	02-2020	Preliminary release