


Ultra High-Speed Mixed Signal ASICs

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ASNT8110-PQB DC-to-24*GHz* Programmable Integer Divider

- Wide frequency range from DC to 24GHz
- Continuous division ratios from 1 to 256
- 50% duty cycle of the output divided clock signal
- Fully differential CML input and output interfaces
- Adjustable power consumption
- Easy 8-bit parallel programming interface compatible with CMOS/LVTTL standards
- Optional external reset function
- Dynamic division ratio adjustment with a short set-up time (about 20*ns* after the pulse edge on any control input)
- Single +2.8*V* or -2.8*V* power supply
- Industrial temperature range
- Standard 40-pin QFN package with a thermal pad





DESCRIPTION

ASNT8110-PQB is a high-speed programmable integer clock divider with dynamic adjustment of the division ratio through a standard 8-bit parallel LVTTL/CMOS interface and optional external active-high CMOS/LVTTL reset signal. The functional block diagram of the device is shown in Fig. 1.




Fig. 1. Functional Block Diagram

The divider accepts an input clock signal chip/chin with a speed from DC to the maximum specified frequency and provides a clean 50% duty cycle output divided clock signal cop/con in any operational mode. The divider allows for dynamic adjustment of the division ratio from 1 to 256 with a step of 1. A binary code on the control inputs c0-c7 defines the value of the ratio from 1 to 255, where c7 is the most significant bit. All "0"s ("low" state) define the division by 256. Following any change of any control signal, the divider switches to idle after (64...128) periods of the high-speed system clock plus an additional 1.6*ns* delay, and returns back to normal operation with the new division ratio after an additional delay equal to 192 periods of the high-speed system clock.

The device automatically resets itself after the initial power-up and any change of the division control signals. When the optional external reset signal **reset** is set to "high", the divider switches to idle (static "0" output) after a 0.7*ns* delay as shown in the timing diagram in Fig. 2. When **reset** returns to "low", the divider switches back to normal operation after (64...128) periods of the high-speed system clock plus an additional 1.6*ns* of delay. The minimum allowed **reset** pulse must be longer than 64 periods of the high-speed system clock.




Fig. 2. Timing Diagram



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to **vcc** and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc=0.0V=ground), or a positive supply (vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50*Ohm* termination to ground. Different PCB layouts will be needed for each different power supply combination.

The parts power consumption may be reduce by up to 25% using an external resistor to connect the control port icrl to vee. Please be aware that reduced current may result in lower maximum frequency!

All the characteristics detailed below assume vcc = +2.8V and vee = 0V.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vee).

Parameter	Min	Max	Units
Supply Voltage (VCC)		+3.3	V
Power Consumption		3.2	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°С
Storage Temperature	-40	+100	°С
Operational Humidity	10	98	%
Storage Humidity	10	98	%

Table 1. Absol	ute Maximum	Ratings
----------------	-------------	---------



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

TERMINAL FUNCTIONS

TERMINAL		AL	DESCRIPTION	
Name	No.	Туре		
	High-Speed I/Os			
chip	5	CML	Differential clock inputs	s with internal SE 500hm termination to
chin	7	input	VCC	
cop	17	CML	Differential divided close	ck outputs with internal SE 500hm
con	15	output	termination to vcc. Req	uire external SE 500hm termination to VCC
			Low-Speed	I/Os
reset	32	CMOS	External reset signal	
		input		
			Digital Cor	ntrols
c0	22	CMOS	Digital division control	signals
c1	23	input		
c2	24			
c3	25			
c4	27			
c5	28			
c6	29			
c7	30			
			Analog Cor	ntrols
icrl	9	Input	Power control port; requires external resistor connected to vee or	
			external power supply w	vith current sinking capability
			Supply And Termin	0
Name Description			Pin Number	
vcc	vcc Positive power supply or ground		wer supply or ground	4, 6, 8, 13, 14, 16, 18, 26, 33-38
vee	Negative power supply or ground 1-			1-3, 10-12, 19-21, 31, 39, 40



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee		0.0		V	External ground
VCC	2.5	2.8	3.0	V	
Ivee	810			mА	icrl shorted to vee
			1050	mА	R>6KOhm between icrl and vee
Power consumption	2.03			W	icrl shorted to vee
			3.15	W	R>6KOhm between icrl and vee
Junction temperature	-25	50	125	$^{\circ}C$	
			Input	(chip/chir	n)
Frequency	0.0		24	GHz	
Swing	75	400	1000	mV	Differential or SE, p-p; at 6GHz
CM Level	vcc- (SE swing)/2				
Rise/Fall Times			3	ns	20%-80%
			Outpu	t (cop/co	n)
Frequency	0.0		24	GHz	
Logic "1" level		VCC		V	
Logic "0" level		vcc-0.6	5	V	With external 500hm DC termination
Rise/Fall Times	15	17	19	ps	20%-80%
Additive Jitter	TBD		ps	Peak-to-Peak	
Duty Cycle	47%	50%	53%		For clock signal
Select (c0-c7) & Reset (reset)					
Logic "1" level	V _{CC} -0.4		V		
Logic "0" level		V	V _{EE} +0.4	V	

PACKAGE INFORMATION

The chip is packaged in a standard 40-pin QFN package shown Fig. 3. It is recommended that the center heat slug located on the back side of the package is soldered to ground to help dissipate heat generated by the chip during operation.

The part's identification label is ASNT8110-PQB. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.

Rev. 1.3.2





Ultra High-Speed Mixed Signal ASICs

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 3. QFN 40-Pin Package Drawing (All Dimensions in mm)

REVISION HISTORY

Revision	Date	Changes		
1.3.2	02-2020	Updated Package Information		
1.2.2	10-2019	Added comment about test frequency		
1.1.2	07-2019	Updated Letterhead		
1.1.1	07-2017	Updated frequency of operation		
1.0.1	07-2017	Reversed control bit order		
0.0.1	04-2017	Preliminary release		