## ASNT 502 <br> $2 \mathrm{kHz}-46 \mathrm{GHz}$ Clock Divide-by-8/2-to-1024

- Broadband frequency range from $2 \mathrm{kHz}-46 \mathrm{GHz}$
- Minimal insertion jitter
- Fast rise/fall times
- $50 \%$ duty cycle for all divide ratios
- Selectable divide output up to 1024
- Second divide by 8 output
- Positive +3.3 V supply


Fig. 1. ASNT_502 evaluation board

## DESCRIPTION



Fig. 2 Functional Block Diagram

The ASNT_502 system on board functions as a multi-purpose divider for test, microwave, and communication applications. The selectable divide output can be operated single-ended or differentially. A secondary fixed divide-by- 8 output can also be used single-ended or differentially. The high-speed clock input is AC coupled with a K-type Southwest connector MFG PN: 1092-03A-5. The clock outputs are AC coupled with Emerson SMA connectors MFG PN: 142-0761-881. Power is supplied through a two pin MOLEX connector P/N: 39-281023.

## APPLICATIONS

The ASNT_502 divider can be used as a prescaler to extend the useful frequency range for triggering. The second fixed divide-by-8 output can be used to synchronize other devices. The divider can also be used as a prescaler for PLL's or frequency counters.

## DIVIDE RATIO CONTROL

The divide by (2-to-1024) output has been configured to divide the input frequency ratio from 2 to 1024 . The following equation \{Div/ output $n=4 m$ \}, where $m$ is an integer from 1 to 256 which provides all possible divide ratios. The divide ratio control contains 8 switches which represent 8 bits. The LSB starts at SW8 and the MSB ends at SW1. The binary value of zero gives a decimal $m$ value of 256 . Ascending binary values increase the decimal value $m$. Table 1 shows values of $m$ with their corresponding binary representation.


| Table 1. Binary Values for Divide Ratio |  |  |
| :---: | :---: | :---: |
| DIP SW \# m <br> ( n <br> 8764321 Switch Ratio Divide Ratio |  |  |
| 10000000 | 1 | 4 |
| 01000000 | 2 | 8 |
| 11000000 | 3 | 12 |
| 00100000 | 4 | 16 |
| $\ldots$ |  |  |
| 10011000 | 25 | 100 |
| . |  |  |
| . |  |  |
| . |  |  |
| 01011111 | 250 | 1000 |
| 11111111 | 255 | 1020 |
| 00000000 | 256 | 1024 |

Fig. 3. DIP switch settings

## DIVIDE-BY-2 SWITCH

Switching the divide-by-2 switch to the position shown below (Div/2) will override any divide ratio that is currently set on the divide ratio control and output a divide-by-2. Switching the divide-by-2 switch to the position below (Div/4-1024) will turn on the divide ratio control.


Fig. 4. Divide switch settings

## ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 2 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 2. Absolute Maximum Ratings

| Parameter | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage (vee) |  | +3.6 | $V$ |
| Power Consumption |  | 4.7 | $W$ |
| RF Input Voltage Swing (SE) |  | 1.0 | $V$ |
| Case Temperature |  | +90 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -40 | +100 | ${ }^{\circ} \mathrm{C}$ |
| Operational Humidity | 10 | 98 | $\%$ |
| Storage Humidity | 10 | 98 | $\%$ |

## TERMINAL FUNCTIONS



Fig. 5. Terminal Functions Diagram

## ELECTRICAL CHARACTERISTICS

| PARAMETER | MIN | TYP MAX | UNIT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| General Parameters |  |  |  |  |
| $\mathrm{V}_{\text {EE }}$ |  | 0 | V | External ground |
| $\mathrm{V}_{\text {CC }}$ | 3.1 | 3.3 3.5 | $V$ |  |
| Ivcc |  | 1300 | $m A$ |  |
| Power |  | 4.3 | W |  |
| Operating <br> Temperature | -25 | 5085 | ${ }^{\circ} \mathrm{C}$ |  |
| Clock Input |  |  |  |  |
| Frequency | 2.0E-6 | 46 | GHz |  |
| Single-ended Swing | 200 | 4001000 | $m V_{P P}$ |  |
| Common Mode Level | $\mathrm{V}_{\mathrm{CC}}-0.8$ | $\mathrm{V}_{\mathrm{CC}-} 0.2 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |  |
| Duty Cycle |  | 5060 | \% | Range of input tolerance |
| Output (Div/8) |  |  |  |  |
| Frequency | 2.0E-6 | 5.75 | GHz |  |
| Single-ended Swing | 380 | $400 \quad 420$ | $m V_{P P}$ |  |
| Rise/Fall Time | 10 | $12 \quad 14$ | $p s$ | 20\% to 80\% |
| Additive Jitter |  | <1 | $p s$ | Peak-to-Peak |
| Duty Cycle | 45 | $50 \quad 55$ | \% | For clock signal |
| Output (2-to-1024) |  |  |  |  |
| Frequency | 2.0E-6 | 23 | $G H z$ |  |
| Single-ended Swing | 380 | $400 \quad 420$ | $m V_{P P}$ |  |
| Rise/Fall Time | 10 | $12 \quad 14$ | $p s$ | 20\% to 80\% |
| Additive Jitter |  | <1 | ps | Peak-to-Peak |
| Duty Cycle | 45 | $50 \quad 55$ | \% | For clock signal |

## BOARD DIMENSIONS



Fig. 6. Board dimensions diagram

## REVISION HISTORY

| Revision | Date | Changes |
| :---: | :---: | :--- |
| 1.5 .2 | $05-2023$ | Corrected Figure numbering <br> Added Board Dimensions Section <br> Added Board Dimensions diagram |
| 1.4 .2 | $01-2021$ | Updated for use with ASNT8110 |
| 1.3 .2 | $07-2019$ | Updated Letterhead |
| 1.3 .1 | $04-2019$ | Added P/N of connectors to board description |
| 1.2 .1 | $11-2018$ | Updated frequency of operation |
| 1.1 .1 | $09-2015$ | Update current and power consumption <br> Updated Board Picture and Divide-by-2 Switch Picture |
| 1.0 .1 | $08-2014$ | Initial release |

